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ABSTRACT [571 
A CCD parallel-to-serial converter comprising two 
successions of charge transfer stages, recurrently side- 
loaded with respective ones of parallelly supplied 
charge packets, then serially unloaded by time-inter- 
leaved respective shift register operations. The charge 
packets converted to time-division-multiplexed serial 
form are supplied to a shared electrometer, and the 
electrometer response is de-multiplexed. Preferably, 
shift register operations are carried forward concur- 
rently at the same rate, but with the final charge transfer 
stages clocked in phases staggered in time. 
20 Claims, 19 Drawing Figures 
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CHARGE-COUPLED-DEVICE 
PARALLEL-TO-SERIAL CONVERTER 
The invention described herein was made in perfor- 
mance of work under NASA Contract No. NAS 
5-27800 and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
The invention relates to charge-coupled device 
(CCD) parallel-to-serial converters. The invention also 
relates to time-division-multiplexed electrometer ar- 
rangements for charge coupled devices, as of the type 
responsive to charge packets supplied parallelly in time 
to generate a stream of voltage or current samples serial 
in time. More particularly, the invention concerns CCD 
parallel-to-serial converters where the number of 
charge packets received in parallel makes the parallel- 
to-serial conversion with just a side-loaded CCD shift 
register impractical because of transfer efficiency limi- 
tations. 
BACKGROUND OF THE INVENTION 
In certain CCD applications it is desirable to be able 
to time-division multiplex several hundreds of samples 
supplied parallelly in time, so as to rearrange them to be 
serial in time. An application for such a parallel-to-serial 
converter that is of particular interest to the inventor is 
involved with the provision of line array short-wave 
infrared detectors for satellite cameras of the push- 
broom type. These line arrays are required to have 
resolution in the direction of line scan that involves 
thousands of image elements, or pixels. Infrared sensing 
per se is done in diode structures using platinum silicide 
Schottky barrier contacts to p-type silicon, with each 
sensor diode structure being about thirty microns 
square. U.S. Pat. No. 4,467,342, issued 21 Aug. 1984, to 
J. R. Tower and entitled “MULTI-CHIP IMAGER” 
teaches how to make such an ultra-long line arrav of 
2 
come significant is around five hundred or so, for the 
clock-out interval contemplated (four milliseconds). If 
one uses a two-phase side-loaded CCD shift register for 
parallel-to-serial conversion, this limits shift register 
5 length to two-hundred-fifty or so stages. Limiting die 
width to fit one CCD shift register of such length across 
most of that width results in a die that is too small by 
present-day layout rules to accommodate a desired 
number of bond pads for input/output connections. So 
10 two CCD shift registers in linear alignment are to be 
15 
20 
25 
30 
35 
large sensor diode structures, by using-a pluralit; of 40 
semiconductor dies having disposed on them respective 
component line arrays of a few hundred charge transfer 
stages length. The dies are abutted to form the full 
length of the ultra-long line array of large sensor diode 
structures. 45 
The use of buttable component linear arrays reduces 
the problem of parallel-to-serial conversion of several 
thousand samples to the problem of replicated parallel- 
to-serial conversions, each of several hundred samples. 
But it introduces the limitation that side-loaded CCD 50 
registers used for parallel-to-serial conversion must not 
extend beyond the linear arrays of photosensors they 
share the same semiconductor die with. This limitation 
can be accommodated by incorporating parallel transfer 
registers for connecting the photosensors to the CCD 55 
shift register they side-load, which parallel transfer 
registers use fan-in to cause their parallelly arrayed 
output ports to be narrower than their parallelly ar- 
rayed input ports. 
ear array into component linear arrays located in sepa- 
rate buttable semiconductor dies, such that component 
linear arrays are short enough to be parallel-to-serial 
converted without encountering transfer efficiency 
problems. At the 77 to 125K temperature at which the 65 
linear arrays are operated, the limitation on the number 
of successive charge transfers in the side-loaded CCD 
shift register before transfer efficiency problems be- 
A problem is encountered with dividing the full lin- 60 
fitted across the die width. Fitting moye than two CCD 
shift registers in line across the length of a semiconduc- 
tor die results in a die that is too large to be manufac- 
tured with acceptably high yield using present-day 
technology, as well as unduly increasing the number of 
electrometers, buffer amplifiers and bond pads on the 
die. 
There is a problem with matching the charge-to-volt- 
age conversion characteristics of electrometers. Some 
adjustments to accommodate differences in these con- 
version characteristics invariably must be made. Conse- 
quently, it is desirable to share the same electrometer 
for the two CCD shift registers in line across the width 
of the same semiconductor die. In order to continue to 
avoid the problems of transfer inefficiency caused by 
too many successive charge transfers, it is desirable to 
avoid substantial additional charge transfers in connect- 
ing the CCD shift registers to the shared electrometer. 
The use of two CCD shift registers in linear align- 
ment both connecting to a shared electrometer stage i s  
also of interest in visible-light CCD imagers. While such 
imagers are normally operated around 300K, which 
higher temperature improves transfer efficiency, the 
CCD shift registers used for parallel-to-serial conver- 
sion are normally operated at a several MHz clock rate, 
which hampers efficient charge transfer. 
SUMMARY OF THE INVENTION 
The invention is embodied in CCD parallel-to-serial 
converter arrangements in which a parallel-transfer 
CCD register side-loads in parallel first and second 
CCD shift registers, during halts in their forward clock- 
ing. The subsequent forward clocking of the first and 
second CCD shift registers is done so as to interleave in 
time the charge packets transferred out of the registers 
during their respective shift register operation. The 
interleaved charge packets are transferred to an elec- 
trometer stage the two registers share. In preferred 
embodiments of the invention the first side-loaded CCD 
shift register and the second side-loaded CCD shift 
register receive forward clocking signals continuously 
over the same time periods, but offset in phase, whereby 
the electrometer is operated in time division multiplex 
to convert charge packets shifted out of the two regis- 
ters to sets of voltage samples interleaved on a per sam- 
ple basis. The two interleaved sets of voltage samples 
are then de-multiplexed to provide respective output 
voltage signals responsive to the charge packets trans- 
ferred out of the first and the second side-loaded CCD 
shift registers. This alternate unloading of the first and 
second side-loaded CCD shift registers permits their 
forward clocking rate to be half the rate required for 
successively unloading them, improving transfer effi- 
ciency and reducing clocking power requirements. 
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a block diagram of a prior art line array 
sensor. 
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FIG. 2 is a block diagram of a line array sensor em- FEY) operated in common-drain or common-source 
bodying the invention. amplifier configuration. As shown in FIG. 1, this ampli- 
FIG. 3 is a block diagram of a prior art interline- fier configuration is usually followed by another ampli- 
transfer type CCD imager. fier 7 located at least partially on the same semiconduc- 
FIG. 4 is a block diagram of an interline transfer type 5 tor die. The floating diffusion is periodically clamped 
CCD imager embodying the invention. by in-channel field-effect transistor action to a reset 
FIG. 5 is a block diagram of a prior art field-transfer drain at the end of the register 4 charge transfer chan- 
type CD imager. nel, responsive to a pulse being applied to a reset gate 
FIG. 6 is a block d i a f l m  of a field-transfer type electrode between the floating diffusion and the reset 
CCD imager embodying the invention. 10 drain. This dc-restores the gate electrode of the elec- 
FIG. 7 is a block diagram layout of an area on a CCD trometer Eransistor before each charge packet is intro- 
line array Photosensor die showing Photosensor sites duced under the floating diffusion. Each charge packet 
near the center of the line array, fan-in portions of the then induce a lowered gate voltage on the elec- 
dual parallel transfer registers, dual output registers, trometer wmsistor, responsive to which a sample of 
and time-division-multiplexed electrometer. This appa- 15 video output signal is supplied from the output port of 
amplifier 7. A problem with this prior art line sensor ratus embodies the invention. 
FIGS. 8-18 are reproductions ofhard-copy from an 
Applicon computer depicting the mask set for con- 
strutting a CCD line array photosensor die 
gible drawing Of 
arises when the image element size (e.g., 30 microns 
square) defined by individual photosensor area on the 
semiconductor die is small enough, across the width of 
the invention. It is not possible to make a readily intelli- 20 the array, that several hundred photosensors are re- 
gested that the reader make different color transparen- large on which to locate the requisite number of bond 
apparatus in One figure. It i‘ sug- quired to cross, without gaps, a die she sufficiently 
ties Of these and successive’y s‘pevose them On 
keys 
pads on the linear sensor array. (In a particular applica- 
tion two paral]e]ly disposed ]inear sensor array seg- 79 with the aid Of the cruciform near the upper right and lower left comers of these 25 
figures. One will then obtain a “three-dimensional” 
view of the apparatus, superposed over the FIG. 7 
block diagram that broadly identifies the various por- 
tions of the apparatus. 
conversion apparatus for use in connection with CCD 
imagers of the present invention. 
DETAILED DESCRIPTION 
ments appeared on each die, and twenty-two bond pads 
were needed.) Suppose by way of example the number 
P of photosensors is 512. Even with two-phase clock- 
ing, shift register 4 operation involves 2P= 1024 charge 
FIG. 19 is a block diagram of a representative Scan 3o transfers. This introduces unacceptably low transfer 
efficiency in the 77 to 125K temperature range, at the 
clocking rates used to read out such a line sensor ar- 
ray--e.g., 1024 charge transfers in four milliseconds. 
FIG. 2 shows a line sensor array, improved in accor- 
FIG. 1 shows a prior art line array sensor. A lineaz 35 dance with the invention, and provided with a h e a r  
array 2’ of 512 consecutive photosensors. Rather than 
side-loaded CCD shift register 11 is used for the pard- 
Iel-tO-Serid conversion of charge packets accumulated 
array 2 of a p in number, of photosensors 
tervds, After each image integration interval the 
charge packets accumulated in each of the photosensors 
accumulate photocharge during image integration in- one output register 4 of 512 stages, a first 256-stage 
in the linear array 2 are transferred via respective short 
CCD charge transfer channels in a parallel-transfer 
register 3 to side-load respective ones of the successive 
charge transfer stages in a CCD shift register 4. Dy- 
namic forward clocking of CCD shift register 4 is 
halted during this side-loading of its charge transfer 
stages. 
CCD shift register 4 is the output register for the 
FIG. 1 line sensor array. In many applications, prior to 
being side-loaded with photocharge packets transferred 
to it in parallel, CCD register 4 is forward clocked to 
serially load bias (or “fat zero”) charge packets into its 
charge transfer stages, which bias charge packets are 
supplied to its input end from a charge injector 5. The 
amplitude of these bias charge packets is determined by 
an input bias voltage applied to charge injector 5 and is 
adjusted to guarantee linearity in the transfer through 
register 4 of charge packets descriptive of image ele- 
ments after their subsequent side-loading into register 4. 
During image integration intervals, the output CCD 
shift register 4 is forward clocked (left to right in FIG. 
1) to transfer serially to an electrometer 6, the charge 
packets that have been side-loaded into the charge 
transfer stages of register 4. A presently favored type of 
electrometer 6 is the floating diffusion type. A floating 
diffusion is disposed at the output end of the charge 
transfer channel of CCD shift register 4 and connects to 
the gate electrode of an insulated-gate field-effect tran- 
sistor (hereinafter referred to as the “electrometer 
40 in the left half of photosensor line array 2’, and a second 
256-stage side-loaded CCD shift register 12 is used for 
the parallel-to-serial conversion of charge packets accu- 
mulated in the right half of photosensor line array 2’. 
The first CCD shift register I1 is periodically forward 
45 clocked to shift charge packets to the right through a 
charge multiplexer I3 to the input port of electrometer 
6, and the second CCD shift register 12 is periodically 
forward clocked to shift charge packets to the left 
through charge multiplexer 13 to the input port of elec- 
50 trometer 6. The number of charge transfers to empty an 
output line register 11 or 12 is half the number of charge 
transfers to empty an equivalent total length single out- 
put line register 4. That is, there are not substantially 
more than 512 charge transfers of any charge packet 
55 before it reaches electrometer 6, so one avoids charge 
transfer efficiency limitations having unacceptably high 
effects upon the relative amplitudes of charge packets 
reaching electrometer 6 from different photosensing 
sites. 
The input ends of CCD shift registers 11 and I2 are 
shown as being provided with respective input bias 
charge injectors IS and I6 for inserting fat zero bias 
charges. Note that the fat zero bias charges can be 
loaded into CCD shift registers 15 and 16 in two parallel 
65 streams of serially injected charge packets, reducing by 
half the time required for introducing bias charge pack- 
ets at given rate into all output register charge transfer 
stages. 
60 
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A first parallel-transfer register 17 is used for transfer- FIG. 4 shows how the interline transfer type of CCD 
ring charges in parallel from the 256 photosensors in the imager shown in FIG. 3 is modified in accordance with 
left half of line array 2’ to corresponding ones of the 256 the invention. The parallel-to-serial converter compris- 
stages in CCD shift register 11. It is desirable to make ing elements 4, 5, 6 and 7 in FIG. 3 is replaced by a 
CCD shift register 11 narrower than half the width of 5 parallel-to-serial converter comprising elements 6, 7, 
line array 2 .  So as to leave room on the die for charge 11‘, 12, 13, 15 and 16 essentially like the parallel-to- 
injector 15, the first thirty-five columns of parallel- serial converter of FIG. 2 comprising elements 6, 7, 11, 
transfer register 17 fan-in. That is, the charge transfer 12, 13, 15 and 16. 
channels defining these thirty-five columns are nar- FIG. 5 shows a Prior art CCD imager of the field 
rower at their output port connections (to side-load 10 transfer type, which also generates samples of raster- 
respective charge transfer stages of CCD shift register scanned video output signal descriptive of a radiant 
11) than these charge transfer channels are at their input energy field image. The FIG. imager has an image (Or 
port connections from respective photosensors in line A) register 21 comprising a plurality P of parallel CCD 
array 2’. The charge transfer channels defining the 201 shift registers, in the charge transfer stages of which 
columns roughly in the middle of parallel-transfer regis- 15 photoconversion of a radiant energy field image takes 
ter 17 are constant-width. The charge transfer channels place during image integration intervals. During the 
defining the remaining twenty rightmost columns in 
parallel-transfer register 17 fan in to open for 
image integration intervals, which normally take place 
during respective field trace intervals, dynamic clock- 
charge multiplexer 13. The pitch ofthe fifty-five charge 
transfer stages side-loaded by charge packets from the 2o suspended* During a portion Of each 
ing Of the CCD shift registers in image register 21 is 
retrace inter- 
val the CCD shift registers in image register 21 are 
dynamically clocked, to transfer the field of charge 
the charge transfer stages of further CCD shift registers 
The second ccD shift register 12’ and the second 25 connected in cascade after the CCD shift registers in 
from the right half of photosensor line array 2 to re- clocked in synchronism with the CCD registers of 
their construction first CCD shift register 11 and first of disposed further CCD shift registers are 
lumnar fan-ins, the number of successive charge transfer storage (or B) register 22. ~ ~ f i ~ ~  each field trace inter- 
may be somewhat larger than the number Of successive line retrace, the field storage register is forward clocked 
charge transfer stages customary in parallel-transfer to advance by one row all the stored charge packets 
register 3.) 35 therein, the row of charge packets descriptive of a line 
electrometer 6 is associated therewith will be disclosed output CCD shift register 4. ~ ~ r i ~ ~  line trace, CCD 
later on in the specification. But before this, it should be shift register 4 is forward clocked at image element 
noted that the type of Puallel-to-serial converter thus- rate to advance serially to electrometer 6 the P charge 
far described Specifically with regard to a linear SenSOr 40 packets, which were loaded into the stages of register 4 
array is more generally useful, sPecificalb’ in connec- during the previous line retrace. Conversion to output 
tion with several different types Of solid-state imager. video signal is similar to that in the FIG. 3 interline 
FIG. 3 shows a prior art CCD imager of the interline transfer CCD imager. 
transfer type. Its P-column interline transfer register 20 FIG. 6 shows how the field transfer type of CCD 
has a plurality, P in number, of side-loaded CCD shift 45 imager shown in FIG. 5 is modified in accordance with 
registers disposed parallelly from top to bottom in the the invention. P-column field storage register 22 of the 
register. These columnar shift registers are masked from FIG. 5 prior art imager is replaced by P-column field 
irradiation and spaced apart to permit intervening c01- storage register 23 differing from register 22 only in Ohat 
umns of photosensors to be disposed on the gate-elec- bottom portions 24, 25 thereof have fanned-in columns 
trode surface of the semiconductor die, to be irradiated 50 to open up room for charge multiplexer 13 between the 
from that “front” side of the die. The photosensors are two half-line output ( f c )  registers 26 and 27. (Where 
in an area array, and are used to generate samples of a bias charge injectors are used at the input ports of regis- 
raster-scanned video signal. The charge packets accu- ters 26 and 27, the portions 24,25 of field storage regis- 
mulated in them responsive to the intensity of respec- ter 23 may have the column registers on both sides 
tive elements of the radiant energy image irradiating the 55 fanned in.) 
array are, during each field retrace interval, transferred The invention may also be used with line transfer 
in parallel to side-load respective charge transfer stages imagers to replace the side-loaded output register used 
in the column CCD shift registers. During each ensuing for removing selected lines of charge packets to the 
field trace interval, then, the charge packets in the P electrometer. 
column CCD shift registers in interline transfer register 60 A number of techniques were considered for center- 
20 are advanced a row at a time during line retrace to tapping the output line register to the electrometer in 
side-load the P-stage output CCD shift register 4. Regis- connection with the development of a line sensor array 
ter 4 is then forward clocked at the image element scan as shown in FIG. 2 having a thirty micron pitch in its 
rate during line trace interval to supply the row of output register halves 11 and 12. The first technique 
charge packets serially to electrometer 6. Electrometer 65 considered is the use of right angle turns of the charge 
6 responds to supply samples of raster-scanned video transfer channels coming out of the output line regis- 
signal to amplifier 7, which responds to supply the FIG. ters, using straightforward gate electrode clocking. 
3 imager video output signal. With the parallel-transfer registers 17 and 18 on one side 
fanned-in columns of parallel transfer register 17 is 
charge transfer stages, of course. 
shortened ‘Ompared to the pitch Of the remaining 201 packets accumulated in their charge transfer to 
re@ster l8 to transfer charges image register 21. These further CCD shift registers are 
spective charge transfer stages Of register 12, mirror in image register 21 during this field transfer. The plurality 
register 12. (To accommodate the 30 shielded from irradiation and together comprise a field 
stages in each of parallel-transfer registers 11 and l2 val, then, operation proceeds as follows. During each 
The details of the charge multiplexer 13 and how of video signal samples being side-loaded into P-stage 
7 
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of the output register halves 11 and 12, the gate elec- Sept. 1984, entitled "CHARGE-COUPLED DEVICE 
trodes of the parallel-transfer registers 17 and 18 make it CHANNEL STRUCTURE', and assigned to RCA 
difficult to introduce clock signal bussing from that one Corporation. 
side of the output register halves 11 and 12 unless multi- FIGS. 12 and 13 are the masks for the selective 
ple metaiization layers are used. But the clocking signals 5 photo-etching of first and second insidated layers of 
for the right angle turns come from that side of the polysilicon subsequently grown in succession on the 
output register halves 11 and 12, because clock signal top-surface of the P-type substrate. The dot-stippled 
cannot be introduced into the interior angles ofthe right portions of these masks define the gate electrode struc- 
angle turns. tures left after the selective photo-etching processes. 
The second center-Eapping technique considered is to 10 When two-phase output register clocking is employed, 
use a resistive-gate right-angle charge transfer &innel the first-polysilicon-layer gate electrodes are used as 
turn. Charge transfer Over extended distances around storage electrodes and the second-polysiiicon-layer gate 
the turns would be acComPlished by inducing drift electrodes are used as transfer electrodes. Certain fea- 
fields around the turns by applying differential voltage tures of these mash are of pafiicular interest with re- to the ends of polysilicon transfer gates overlapping the 15 gard to the invention, as will be described in detail later 
turns. The reliability of this technique is suspect with on in this specification. 
the layout constraints imposed by the thirty micron FIG. 14 is the mask for the N+ diffusions. Those N+ output register pitch. diffusions in the upper portion of FIG. 14 are to be used 
The third center-tapping technique considered is the for ohmically contacting the silicide or palla- 
comer diffusion technique which utilizes ohmic con- 20 dium silicide, portion of the Schot&y-barrier- 
nection between two N+ diffusions located respec- diode (SBD) photosensors. The N+ diffusion 64 
separated from each Other by This tech- source and drain electrodes of the electrometer 6 FET nique unfortunately exhibits low transfer efficiency for in a self-aligned fabrication process, and the N+ diffu- 
25 sion 63 towards the lower right of FIG. 14 establishes smaller charge packets. 
the floating diffusion and reset drain in the self-aligned The fourth center-tapping technique considered is 
fabrication process. that in which each of the output register halves 11 and 12 was shortened from thirty micron pitch to twenty- FIG. 15 is the mask for contact openings in the top nine micron pitch in its final twenty charge Eransfer oxide of the imager as thusfar constructed. The area 60 stages. This pennits room for two successive quarter- 30 
- radian bends out of each register half, rather than hav- defines the charge transfer channel in which the floating 
kg to use just one haif-radian, or right-angle, bend. diffusion is disposed, which follows charge transfer 
ohmically contacting gate electrodes over the bends. 
use in a CCD linear photosensor array being con- 
structed for NASA. 
FIGS. 8-17 are reproductions of hard-copy from an 
tively in the Output end Of a first charge transfer towards the lower left portion of FIG. 14 establishes the to l5 
Space is opened on the exterior sides of the bends for 
The fourth approach appeared best and was chosen for 35 
channel merger 61 ofthe two preceding charge transfer 
FIG. 16 is the mask for the platinum silicide metal 
electrodes of the SBD's. FIG. 17 is the mask for the 
silicon oxide insulation over the SBD metal electrode. 
FIG. 18 is the mask for the top ahminization, which 
Applicon computer of the various process step masks 
used in constructing the center-tapped output register 40 and bond Pad contact openings are made using a 
for the NASA CCD linear photosensor array. n e s e  not shown, to complete the die for encapsulation. 
can be reproduced as transparencies and overlaid on l3 and its 
FIG. 7 in order of their ordinal numbering. A complete associated elements which are of primary interest Eo the 
depiction of the central portion of the imager, which is invention can be discerned by Simply refe-g to the 
of interest with regard to the invention, will thus be 45 thin-oxide mask of FIG. 9, which indicates where the 
obtained, with FIG. 7 indicating generally what the buried charge transfer channels repose; the first and 
overlying structure does. second polysilicon layer masks of FIGS. 11 and 12, 
The process steps are essentially conventional for this which show the gate electrode structures o v e r s p h g  
type of imager. FIG. 8 is the mask for placement of P+ the buried charge transfer channels; and the aluminum 
charnel stops in the P-type substrate. After placement 50 top-metalization mask of FIG. 18, which shows electri- 
of P + channel stops, a thick top-surface oxide is grown cal bussing to the various imager components. It be 
from an oxidizing atmosphere. FIG. 9 is the mask for noted that four aluminum busses 51, 52, 53 and 54 
thinning this oxide over the charge transfer channels. shown in FIG. 18 permit applying clocking signals to 
The dot-stippled areas are thinned to define, in con- the polysilicon gate electrodes shown in FIGS. 12 and 
junction with the P+ channel stops, the locations of the 55 13 either in two phases or in four phases. By way of 
various charge transfer channels on the substrate. FIG. example, busses 55 52, 53 and 54 may respectively 
10 is the mask for a first BCCD, or buried channel receive first-phase transfer $aEe clock voltage, second- 
charge-coupled device, ion implant of n dopant. This phase transfer gate clock voltage, second-phase storage 
implant also defines the n-type guard rings for the gate dock voltage, a d  Faasphase storage gate clock 
Schottky barrier diodes and the N insolation boat (or 60 voltage respectively. Note charge transfer is to the right 
tub) for the electrometer 6 FEI"'I' FIG. 11 is the mask for in output register half 11 and to the left in output regis- 
a second BCCD ion implant of N dopant, which deep- ter half 12. 
ens the central portions of the buried channels of output The thin oxide mask of FIG. 9 reveals that the charge 
registers 11 and 12. This step, which is a departure from transfer channel widths in charge multiplexer 13 differ 
conventional processing, is done to improve the transfer 65 from each other and from the charge transfer channel 
efficiency for smaller charge packets. The technique width in the side-loaded CCD shift registers 11 and 12. 
and structure is described in detail by W. F. Kosonocky This is done to maintain substantially constant charge 
in his U.S. patent application Ser. No. 653,565 filed 24 packet storage capacity through these charge transfer 
includes bond pads not shown. A cap oxide is grown; 
The features Of the charge 
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channels despite variations in the lengths of the storage minum busses 65 and 66 are used to establish substrate 
gate electrodes overspanning these channels. potentials. 
A particular feature of interest is the inverted -Y- FIG. 19 shows representative apparatus for de-multi- 
shaped second-polysilicon-layer transfer gate electrode plexing the output video signal samples from a CCD 
31 shown in FIG. 13. The arms of this electrode extend 5 imager using the invention. It is assumed the imager is 
over 45” bends in the charge transfer channels coming front-side illuminated, as is the case with the CCD lin- 
out of output register halves 11 and 12, as can be seen ear sensor array of FIG. 2 or the interline transfer CCD 
referring FIG. 13 to the thin-oxide mask of FIG. 9. The imager of FIG. 4, though a generally similar de-multi- 
leg of the transfer gate electrode 31 is available for plexer can be used for back-illuminated CCD imagers. 
being contacted by a portion of the same top-aluminiza- 10 A multiplexer 90 separates incoming video output sig- 
tion bus 51 (shown in FIG. 17) that connects to alter- nal samples on an alternating basis, alternation being at 
nate ones of the transfer gate electrodes in the output pixel scan rate, twice the forward clocking rate for 
register halves 11 and 12, a portion jutting upward from output register halves 11 and 12 (or 11’ and 12’). 
the center of the bus. So transfer gate electrode 31 is Through each line scan interval, those samples originat- 
contacted from the outside of the transfer channel bends 15 ing from charge packets transferred from output regis- 
following output register halves 11 and 12, obviating a ter half 11 or (11’) are serially loaded into a first serial- 
portion of the contact-crowding problem associated in/parallel-out half-line register 91, and those samples 
with contacting from the inside of the bends. originating from charge packets transferred from out- 
The structure of the portions of the first-polysilicon- put register half 12 (or 12’) are serially loaded into a 
layer storage gate electrodes 41 and 42 in the bends, as 20 second serial-in/parallel-out half-line register 92. The 
shown in FIG. 12 i s  also of interest. Gate electrodes 41 serial loading is clocked at one-half pixel scan rate, with 
and 42 are gerrymandered so they can be side-contacted a half-pixel offset in clocking phase in the two registers 
on the vertical portions of the two charge transfer chan- 91 and 92. Between line scan intervals half-line registers 
nels in charge multiplexer 13. Note also the gerryman- 91 and 92 transfer their contents in parallel to parallel- 
dered stages of first-polysilicon-layer electrodes 43 and 25 idserial-out half-line registers 93 and 94, respectively. 
44. Gate electrode 45 disposed in the first polysilicon The half-line registers 93 and 94 are clocked in synchro- 
layer is a second of two dc-biased potential gate elec- nism with each other, at pixel scan rate, during the 
trodes preceding the floating diffusion (60 in FIG. 10). ensuing line scan interval. Half-line register 93 is read 
The first of these two dc-biased electrodes is gate out serially in reverse order that half-line register 91 
electrode 35 in the second polysilicon layer, depicted in 30 was serially written into, to put the video samples in- 
FIG. 13. Note, by comparing FIGS. 12 and 13 to FIG. volved in correct line order, rather than the reverse line 
9, that these two dc-biased electrodes 35 and 45 overlap order in which they were read out of the CCD imager. 
the crotch of the merging of the two vertically disposed Half-line register 94 is read out serially in the same 
charge transfer channels in charge multiplexer 13. Elec- order that half-line register 92 was serially written into, 
trodes 35 and 45 are dc-biased provide progressively 35 preserving the correct line order these samples had 
lower potential energy level in the charge transfer chan- when they were read out of the CCD imager. The sen- 
nels. This is done to prohibit charge transfer from either ally unloaded samples from half-line register 94 are 
of these charge transfer channels to the other rather serially loaded into half-line register 93. So, the two 
than to floating diffusion 60. This is necessary because half-line registers 93 and 94 operate as a full-line shift 
the right one of these two charge transfer channels is a 40 register during the line scan interval to deliver the full 
half-stage longer than the other, so their output clock- line of video output signal samples, P in number, in 
ing is staggered. The portions of first-polysilicon-layer normal line scan order. 
gate electrodes 42 and 41 (in FIG. 12) and of second- The fact that the successive-in-time samples of video 
polysilicon-layer gate electrodes 32 and 33 overspan- output signal from the CCD imager are not generated 
ning the two vertically disposed charge transfer chan- 45 responsive to image elements spatially adjacent to each 
nels have steps from one of these charge transfer chan- other is the reason that the charge merging in charge 
nels to the other to accommodate this half-stage differ- multiplexer 13 of FIG. 2 imager, by way of example, 
ence in their respective lengths. The longer, rightmost must be done with such care. Line sensors may be made 
of these two charge transfer channels has three gate wherein one set of alternate ones of the photosensors is 
electrodes 43, 34, 44 between gate electrodes 33 and 45 50 read out through a parallel transfer register to an output 
while the short, leftmost of these two charge transfer line register, both located on one side of the linear array 
channels has only the single gate electrode provided by of photosensors. The other set of alternate ones of the 
a portion of the gerrymandered gate electrode 42. photosensor are read out through a parallel transfer 
Refemng back to FIG. 18, aluminum bus 55 ohmi- register to an output line register, both located on the 
cally contacts the floating diffusion, as defined by the 55 other side of the linear array of photosensors. The two 
overlap of the N+ diffusion 63 in FIG. 14 with the output registers are forward clocked in parallel, but in 
BCCD in FIG. 10, and connects it to the first-polysili- staggered phasing, and the staggered-in-time charge 
con-layer gate electrode 46 of the electrometer 6 FET, packets are time-division-multiplexed to a shared elec- 
which electrode 46 appears in FIG. 12. First-polysili- trometer. This approach is disadvantageous in that it 
con-layer gate electrode 47 is the reset gate electrode, 60 places the electrometer in a position on the die that 
ohmically contacted to top aluminization bus 56 of FIG. interferes with abutting a number of imagers, but this 
18. Aluminum bus 57 ohmically contacts to the reset approach is advantageous in that some mingling of 
drain in the N+ diffusion 63 of FIG. 14. Aluminum bus successive charge samples only results in some loss of 
58 ohmically contacts a second-polysilicon-layer dc resolution because successive samples are descriptive of 
gate electrode 36 preceding the reset gate to shield the 65 adjacent image elements. In charge multiplexer 13 of 
floating diffusion from reset feedthrough. Aluminum the present invention, there can be no mingling of suc- 
busses 50 and 59 contact the drain and source ends of cessive charge packets because successive-in-time sam- 
the conduction channel of the electrometer FET. Alu- ples are descriptive of image elements from opposite 
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halves of the imager and so are less likely to be corre- 
lated in amplitude. This need to avoid mingling of 
charge Dackets from the two charge transfer channels 
first parallel transfer CCD register, said first suc- 
cession of charge transfer stages being forward 
clocked only between said recurrent intervals, 
sup$yiig the shared electrometer 2 is the reason for a 
plurality of dc-biased gate electrodes 35, 45 being used 
to establish a strong drift field towards the floating 
diffusion of electrometer 6.  
Suppose there is a transfer of a charge packet from 
under either of the first-polysilicon-layer gate elec- 
trodes 42,44 to under the dc-biased second-polysilicon- 
layer gate electrode 35. The following, more positively 
dc-biased first-polysilicon-layer gate electrode 45 will 
have a lower potential energy level electrostatically 
induced thereunder, so the charge carriers in the trans- 
ferred charge packet will flow under gate electrode 45 
from under gate electrode 35. The less positively biased 
gate electrode 35 has a potential energy barrier thereun- 
der for the charge flow in the other directions, from 
under gate electrode 45 to under gate electrode 35. So, 
charge flow is unconditionally in the one direction from 
under gate electrode 35 to under gate electrode 45 and 
thence to the electrometer 6. 
What is claimed is: 
1. A method for extracting signal from a plurality of 
charge-coupled-devices on the same semiconductor die, 
comprising the steps of: 
arranging the phases of similar-frequency clocking 
signals applied to the charge coupled devices such 
that charge packets transferred from their output 
ports are interleaved in timing; 
admitting the charge packets transferred from the 
output ports of said charge coupled devices to the 
input port of a charge transfer channel crossed by 
a plurality of successive gate electrodes and con- 
nected at its output port to an electrometer; 
dc biasing the plurality of successive gate electrodes 
to create a drift field in said charge transfer channel 
so charge transfer in the charge transfer channel is 
towards the electrometer; 
operating the electrometer at a sampling rate twice 
the frequency of said similar-frequency clocking 
signals; and 
de-multiplexing the output signal from said electrom- 
eter to provide separate responses to charge pack- 
ets transferred out of the respective charge-cou- 
pled devices. 
- 
2. A CCD parallel-to-serial converter comprising: 
first and second parallel trznsfer CCD registers hav- 
ing respective pluralities of charge transfer chan- 
nels with respective input ports and output ports, 
the input ports of said first and second parallel- 
transfer CCD registers being in parallel alignment 
with each other, the charge transfer channels in 
said first parallel-transfer CCD register having 
their output ports in parallel alignment with each 
other, and the charge transfer channels in said sec- 
ond parallel-transfer CCD register having their 
output ports in parallel alignment with each other, 
the parallel alignments of the output ports having 
separation therebetween but being at least substan- 
tially aligned with each other, said fmt and second 
parallel-transfer CCD register being clocked to 
transfer respective charge packets from their out- 
put ports in each of recurrent intervals; 
a first succession of charge transfer stages, at least 
earlier ones of which are side-loaded with charge 
packets transferred from respective ones of the 
output ports of the charge transfer channels in said 
charge packets side-loaded during the most recent 
of said recurrent intervals being successively trans- 
ferred from the last charge transfer stage in said 
first succession responsive to such forward clock- 
ing; 
a second succession of charge transfer stages, at least 
earlier ones of which are side-loaded with charge 
packets transferred through respective ones of the 
output ports of the charge transfer channels in said 
second parallel-transfer CCD register, said second 
succession of charge transfer stages being forward 
clocked only between said recurrent intervals, 
charge packets side-loaded during the most recent 
of said recurrent intervals being successively trans- 
ferred from the last charge transfer stage in said 
second succession responsive to such forward 
means for time-division multiplexing, in connections 
from the last charge transfer stages in said first and 
second successions of charge transfer stages to the 
output port of said CCD parallel-to-serial con- 
verter, charge packets successively transferred 
respectively from the last of said first succession of 
charge transfer stages and from the last of said 
second succession of charge transfer stages. 
3. A CCD parallel-to-serial converter as set forth in 
a single electrometer for sensing the amplitudes of all 
the charge packets successively transferred 
through the output port of said CCD parallel-to- 
4. A CCD parallel-to-serial converter as set forth in 
claim 2 wherein each of a number of periods of forward 
clocking of said first succession of charge transfer stages 
overlaps a different one of a number of periods of the 
40 forward clocking of said second succession of charge 
transfer stages, with the forward clocking of said frst 
succession of charge transfer stages being at the same 
clocking rate as the forward clocking of said second 
succession of charge transfer stages, but with the phas- 
45 ings of the clocking applied to the last charge transfer 
stages of said first and second successions of charge 
transfer stages being staggered in time. 
5. A CCD parallel-to-serial converter as set forth in 
claim 4 wherein said means for time-division multiplex- 
50 ing charge packets successively transferred respectively 
from the last of said first succession of charge transfer 
stages and the last of said second succession of charge 
transfer stages comprises: 
a merging of first and second charge transfer chan- 
nels along which said first and second successions 
of charge transfer stages are respectively located; 
a succession of gate electrodes spanning said merging 
of said first and second charge transfer channels; 
and 
means for applying direct bias potentials to said suc- 
cession of gate electrodes for transferring charge 
packets towards said output port of said CCD par- 
allel-to-serial converter. 
6. A CCD imager comprising GCD parallel-to-serial 
a linear array of photosensors; and 
means for transferring charge packets from said pho- 
tosensors to respective ones of the input ports of 
5 
10 
l5 
2o clocking; and 
25 
3o 
claim 2 in combination with 
35 serial converter. 
55 
60 
65 converter as set forth in claim 5 in combination with: 
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said first and second parallel-transfer CCD regis- 
ters. 
7. A CCD imager as set forth in claim 6 wherein said 
photosensors are Schottky barrier diode structures. 
8. A CCD imager of interline transfer type compris- 
ing a CCD parallel-to-serial converter as set forth in 
claim 5 in combination with: 
a field array of photosensing devices; and 
an interline transfer CCD register associated with 
said field array of photosensing devices and pro- 
vided with a plurality of output ports connected to 
respective ones of the input ports of said first and 
second parallel transfer CCD registers. 
9. A CCD imager of field transfer type comprising a 
CCD parallel-to-serial converter as set forth in claim 5 
in combination with: 
an image register comprising a parallel array of 
charge transfer channels with respective output 
ports connecting to respective ones of the input 
ports of said first and second parallel-transfer CCD 
registers, each charge transfer channel in said 
image register including a plurality of successive 
charge transfer stages for accumulating charge 
packets responsive to respective elements of a radi- 
ant energy image, said first and second parallel- 
transfer CCD registers having in each of their 
charge transfer channels at least substantially as 
many charge transfer stages as in each charge 
transfer channel of said image register, and being 
operated as the field storage register of the CCD 
imager of field transfer type. 
10. A CCD imager comprising a CCD parallel-to- 
serial converter as set forth in claim 2 in combination 
with: 
a linear array of photosensors; and 
means for transferring charge packets from said pho- 
tosensors to respective ones of the input ports of 
said first and second parallel-transfer CCD regis- 
ters. 
11. A CCD parallel-to-serial converter as set forth in 
a single electrometer for sensing the amplitudes of all 
the charge packets successively transferred 
through the output port of said CCD parallel-to- 
serial converter. 
12. A CCD imager as set forth in claim 10 wherein 
said photosensors are Schottky barrier diode structures. 
13. A CCD imager of interline transfer type compris- 
ing a CCD parallel-to-serial converter as set forth in 
claim 2 in combination with: 
claim 10 in combination with 
a field array of photosensing devices; and 
an interline transfer CCD register associated with 
said field array of photosensing devices and pro- 
vided with a plurality of output ports connected to 
respective ones of the input ports of said first and 
second parallel transfer CCD registers. 
14. A CCD parallel-to-serial converter as set forth in 
a single electrometer for sensing the amplitudes of all 
the charge packets successively transferred 
through the output port of said CCD parallel-to- 
serial converter. 
15. A CCD imager of field transfer type comprising a 
CCD parallel-to-serial converter as set forth in claim 2 
in combination with: 
an image register comprising a parallel array of 
charge transfer channels with respective output 
ports connecting to respective ones of the input 
claim 13 in combination with 
14 
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ports of said first and second parallel-transfer CCD 
registers, each charge transfer channel in said 
image register including a plurality of successive 
charge transfer stages for accumulating charge 
packets responsive to respective elements of a radi- 
ant energy image, said first and second parallel- 
transfer CCD registers having in each of their 
charge transfer channels at least substantially as 
many charge transfer stages as in each charge 
transfer channel of said image register, and being 
operated as the field storage register of the CCD 
imager of field transfer type. 
16. A CCD parallel-to-serial converter as set forth in 
a single electrometer for sensing the amplitudes of all 
the charge packets successively transferred 
through the output port of said CCD parallel-to- 
serial converter. 
17. A time-division-multiplexed electrometer com- 
a first charge transfer channel segment having an 
input port and a terminal drain; 
a floating diffusion disposed at a position in said first 
charge transfer channel segment; 
an electrometer field effect transistor having a gate 
electrode connected via ohmic contact to said 
floating diffusion and having source and drain elec- 
trodes connected in a circuit from which output 
signal samples are serially supplied; 
a reset electrode overspanning said first charge trans- 
fer channel segment at a position between said 
terminal drain and the position of said floating 
diffusion, to which reset pulses are applied at an 
output clock rate, whereby said terminal drain 
functions as a reset drain; 
a plurality of gate electrodes overspanning said first 
charge transfer channel segment in successive posi- 
tions between its input port and said floating diffu- 
sion, to which direct potentials are applied which 
induce a successively lower potential energy pro- 
file from the first charge transfer channel segment 
input port to the position of said floating diffusion; 
second and third charge transfer channel segments 
being in parallel alignment along their lengths, 
having respective input ports, and having respec- 
tive output ports in parallel array connecting to the 
input port of said first charge transfer channel seg- 
ment; 
a plurality of gate electrodes overspanning both said 
second and third charge transfer channel segments 
and being ohmically contacted on their sides to 
receive plural-phase forward clocking at one-half 
the output clock rate; 
at least one further gate electrode overspanning only 
said third charge transfer channel segment and 
being ohmically contacted on a side thereof to be 
receptive of plural-phase forward clocking at one- 
half output clock rate and located after said plural- 
ity of gate electrodes overspanning both said sec- 
ond and third charge transfer channel segments, 
the phase of forward clocking at one-half output 
clock rate being applied to the final gate electrode 
overspanning said third charge transfer channel 
segment being staggered in time respective to the 
phase of forward clocking at one-half output clock 
rate being applied to the final gate electrode over- 
spanning said second charge transfer channel seg- 
ment, the gate electrodes overspanning said second 
5 
10 
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and third charge transfer channels having respec- 
tive pitches such that said second and third charge 
transfer channel segments have their input ports in 
parallel array respectively overspanned by gate 
electrodes connected for receiving the same phase 
of forward clocking at one-half output clock rate; 
fourth and fifth charge transfer channel segments, 
a 
having respective output ports connecting respec- 
tively to the input port of said second charge trans- 
fer channel segment and to the input port of said 
third charge transfer channel segment, having re- 
spective input ports, and being disposed in different 
directions so their input ports open in opposing 
directions; 
Y-shaped gate electrode, having its arms respec- 
tively overspanning said fourth charge transfer 
channel segment and said fifth charge transfer 
channel, and having its leg between said fourth and 
fifth charge transfer segments ohmically contacted 
to receive forward clocking voltage at one-half 
output clock rate; 
an extension of the initial gate electrode overspanning 
a 
said second and third charge transfer channel s e g  
ments to overspan the portions of said Fourth and 
fifth charge transfer channel segments between the 
arms of said Y-shaped gate electrode and the re- 
spective output ports of said fourth and fifth charge 
transfer channel segments; 
first wedge-shaped gate electrode overspanning 
said fourth charge transfer channel segnient in a 
position next to its input port and preceding the 
arm of said Y-shaDed gate electrode: . -  
a second wedge-shaped gate electrode' overspanning 
said fifth charge transfer channel segment in a posi- 
tion next to its input port and preceding the arm of 
said Y-shaped gate electrode; and 
means for applying the same phase of forward clock- 
ing voltage at one-half output clock rate to said 
first and second wedge-shaped gate electrodes, 
16 
side of said initial gate electrode overspanning said 
second and third charge transfer channel segments. 
18. A time-division multiplexed electrometer as set 
forth in claim 1'9 in combination with: 
2o ative as an imager and towards that end further indud- 
inp: 
first and second CCB shift registers, respectively 
including sixth and seventh charge transfer seg- 
ments, which are in line with each other and temi- 
nate at output ports respectively connecting to a 
different one of the input ports of said fourth and 
fifth charge transfer channel segments, each of said 
first and second CCD shift registers having respec- 
tive charge transfer stages side-loaded with respec- 
tive charge packets between subsequent ones Qf 
scan intervals and clocked at one-half output clock 
rate during said recurrent scan intervals to succes- 
sively transfer their respective charge packets to 
the output port of that one of said first and second 
CCD shift registers. 
19. A combination as set forth,in claim 18 being oper- 
including 40 
means connecting them under the leg of said Y- 
shaDed pate electrode and means for ohmicallv 
I
a line array of photosensors consisting of a first half- 
line array and a second half-line array; 
a first parallel-transfer CCD register having a parallel 
array of input ports connected from respective 
ones of said first half-line array of photosensors, 
having a parallel array of output ports connected to 
side-load respective ones of the charge transfer 
stages of said first CCD shift register, and being 
provided fan-in between the parallel arrays of its 
input ports and of its output ports; and 
a second parallel-transfer CCD register having a 
parallel array of input ports connected from re- 
spective ones of said second half-line m a y  of pho- 
tosensors, having a parallel array of output ports 
connected to side-load respective ones of the 
charge transfer stages of said second CCD shift 
register, and being provided fan-in between the 
parallel arrays of its input ports and its output 
ports. 
20. A combination as set forth in claim 19 wherein 
I -  
contacting the connected first and second wedge- 
shaped electrodes on a side of said fourth and fifth 
charge transfer channel segments remote from the 45 
said photosensors are Schottky barrier diode devices 
sensitive to infrared radiation. * * * * *  
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